

IN THE UNITED STATES DISTRICT COURT
FOR THE NORTHERN DISTRICT OF CALIFORNIA

SANDISK CORPORATION,

No. C-01-4063 VRW

Plaintiff,

ORDER

v

MEMOREX PRODUCTS, INC, et al,

Defendants.

This action involves a patent dispute between SanDisk, the patent holder, and various companies that allegedly infringe SanDisk's patent. SanDisk and defendant Ritek filed a joint claim construction statement on August 2, 2002. Doc # 116. Defendants Memorex and Pretec joined in this claim construction statement February 19, 2003. Doc # 242. Ritek moves the court for summary judgment of non-infringement based on this claim construction. Doc # 208. Defendants Memorex and Pretec attempt to join in Ritek's summary judgment motion. See Doc # 236. Based on the analysis below, the court DENIES the Memorex and Pretec notice of joinder in Ritek's motion for summary judgment.

1 Based on the court's construction of the relevant claim terms,
2 the court GRANTS Ritek's motion for summary judgment.

3
4 I

5 The court must consider two preliminary matters before
6 reaching claim construction and Ritek's summary judgment motion.
7 First, the court considers Ritek's miscellaneous administrative
8 request to strike SanDisk's claim construction statement of
9 February 20, 2003. Doc # 245. Memorex and Pretec were
10 previously represented by Thomas Jeing. Due to Mr Jeing's
11 improper conduct, Memorex and Pretec failed to participate with
12 SanDisk and Ritek in the August 2, 2002, claim construction
13 statement. Doc # 225. On January 16, 2003, the court held a
14 case management conference (CMC) with the parties. At the CMC,
15 Memorex and Pretec were given leave to raise new claims
16 construction issues in a schedule adopted by the court. The
17 court also added the following limitation:

18 If no new issues are raised in the Memorex and Pretec
19 Invalidity Contentions or Proposed Construction
20 Statement, no additional briefing will be permitted.

Minute Order (Doc # 240) at 1.

21 SanDisk and defendants Ritek, Memorex and Pretec
22 understood the court's direction differently. The parties all
23 understood the order to forbid further claim construction briefs
24 if Memorex and Pretec raised no new issues. The parties
25 differed in their understanding whether the order required an
26 updated claim construction brief if no new issues were raised.
27 SanDisk understood the order to require an updated joint claim
28 construction statement including all defendants without regard

1 to whether Memorex and Pretec raised any new issues. Defendants
2 understood the order to forbid filing an updated joint claim
3 construction statement unless Memorex and Pretec raised new
4 issues.

5 Memorex and Pretec did not raise any new claim
6 construction issues. Doc # 242 (adopting the previous claim
7 construction). According to its understanding, SanDisk
8 attempted to meet-and-confer with defendants to produce an
9 updated claim construction statement. Upon defendants' refusal
10 to cooperate, SanDisk filed a claim construction statement. Doc
11 # 244. This statement contains minor alterations from the
12 August 2, 2002, statement. According to defendants'
13 understanding, they refused to take part in filing an updated
14 claim construction statement. See Docs ## 244, 245. Defendants
15 now request the court to strike SanDisk's updated claim
16 construction brief of February 20, 2003. Defs Admin Request
17 (Doc # 245).

18 The court finds that it was not improper for SanDisk to
19 act on its understanding of the court's order. Accordingly, the
20 court DENIES defendants' motion to strike the February 20, 2003,
21 claim construction statement. The court notes, however, that
22 the differences between the February 20, 2003, statement and the
23 August 2, 2002, statement are insignificant and accordingly
24 chooses to rely exclusively on the earlier August 2, 2002,
25 statement and the accompanying briefs.

26 Second, the court considers the Memorex and Pretec
27 notice to join in Ritek's motion for summary judgment. Doc
28 # 236. Neither Memorex nor Pretec has presented any facts

1 related to the functioning of their accused devices. In order
2 for the court to decide a motion for summary judgment, it must
3 have facts related to each individual defendant before it.
4 Accordingly, the court DENIES Memorex and Pretec's attempt to
5 join Ritek's summary judgment motion. If Memorex and Pretec
6 seek to move for summary judgment, they must do so by filing a
7 duly noticed motion accompanied by affidavits that describe
8 their individual products. See Civ LR 56-1.

10 II

11 A

12 SanDisk designs and manufactures CompactFlash memory
13 cards. CompactFlash cards are memory storage units used in many
14 electronic devices, including personal digital assistants,
15 digital cameras and MP3 players. SanDisk owns United States
16 Patent No 5,602,987 ('987 patent). The '987 patent covers a
17 method of using electrically erasable programmable read only
18 memories ("EEPROM"). '987 patent at 1. EEPROM memory is
19 different from conventional hard drive memory because EEPROM
20 memory is solid state, which means that EEPROM memory does not
21 have any moving mechanical parts. EEPROM memory is similar to
22 conventional hard drive memory in that it is non-volatile, which
23 means that its memory can be maintained without a continuous
24 power source. Some of the advances over the prior art described
25 in this patent include the ability to select sectors of memory
26 individually and in groups, erase such a group of sectors
27 simultaneously, perform read/write functions on sectors
28

1 simultaneously with erase functions on other sectors and map
2 defective memory cells at the sector level. Id at 1:60-2:63.

3 Claims 1 and 10 are two of the '987 patent's five
4 independent claims and contain the only terms that are disputed
5 by the parties. See Docs ## 136, 148. Claims 1 and 10 describe
6 a method of operating a computer system that includes a
7 processor and a memory system. The memory system contains a
8 memory controller and an EEPROM array. '987 patent at Fig 1a.

9 The EEPROM array is an array of non-volatile floating
10 gate memory cells. The EEPROM array is subdivided into sectors,
11 which each contain at least a user data portion and an overhead
12 portion. Id at 8:40-51. The user data portion contains the
13 information the user has designated to be stored. User data
14 includes, for example, music files, digital images and text
15 documents. The overhead portion contains information used to
16 regulate the memory system. Overhead data may include, for
17 example, identifying information about the sector and
18 information used to detect and manage defects. The relative
19 proportion between the user data portion and the overhead
20 portion can be changed over time. Id at 8:59-67. Additionally,
21 the user data and overhead portions do not need to be grouped
22 together physically. Id.

23 When erasing data from the array, the controller relays
24 command and address information to the EEPROM array. The
25 commands are "gated by the address decode," so that the command
26 "is effective only on the sector that is being addressed." Id
27 at 5:46-55. This gating function allows the sectors to be
28 erased simultaneously. It also results in less "over-erasing,"

1 because individual sectors can be examined during the process of
2 erasing to verify that the command given to that sector has been
3 executed. For example, if an erase command is given to a large
4 number of sectors, some sectors will finish erasing earlier than
5 others. These sections can be de-selected for any subsequent
6 erase commands initiated to complete the original erase command.

7 When reading or writing to the memory sectors, the
8 controller interacts with the information contained in the
9 memory sector. The controller shifts out the address and read
10 or write command information to the EEprom array, which sends
11 the command to the appropriate memory sector and returns data
12 from the memory sector through a variety of components. The
13 controller then relays the data to the processor.

14 The use of overhead data allows the memory system to
15 identify and correct for defects on a more efficient and dynamic
16 basis. '987 patent at 7:31-8:39. Memory defects may be either
17 hard or soft. Hard defects are physical defects in the memory
18 medium. Soft defects are temporary defects in a particular
19 read, write or erase command. Because EEprom memory degrades
20 more quickly than traditional disk drives, compensating for hard
21 defects in an efficient manner is more important. To compensate
22 for hard defects, the patent method includes defect-related
23 information in the overhead portion of the memory sectors. This
24 information allows the memory system to manage defects at the
25 memory cell level, rather than merely at the sector level. Such
26 defect management can occur on a dynamic basis.

27 //

28 //

B

Ritek also manufactures memory cards. Ritek's cards share many characteristics with SanDisk's cards. The cards contain a controller and an EEprom array. Chiu Decl (Doc # 284, Exh K) ("Chiu Decl I") at ¶ 2. Ritek's EEprom array is subdivided into blocks, which are the basic unit of erase for the Ritek cards. Id at ¶ 3. Accordingly, for purposes of this order, "blocks" in Ritek's products correlate to "sectors" in the '987 patent. A typical Ritek block contains both a user data portion and an overhead portion.

Not all Ritek's blocks, however, are typical. Ritek's cards contain some blocks that consist of only overhead data. The nature and number of these overhead-only blocks depends on the particular controller used in the Ritek card. Ritek cards that use an SSS controller contain three types of overhead-only blocks. Chiu Decl I (Doc # 284, Exh K) at ¶ 4. First, "Windows Information Blocks" store a variety of overhead data, including a "map between logical addresses and physical locations within the memory, flags indicating bad blocks, error correction codes, and information about blocks containing data." Id at ¶ 7. Second, "Spare Pointer Blocks" also store only overhead data. Spare Pointer Blocks are used in defect management to store data that indicate which blocks are defective and which blocks are to be used as spare blocks. Id at ¶ 6. Third, Ritek's cards utilize "Boot Blocks" that contain the information necessary to begin accessing the memory array. Id at ¶ 5.

Ritek cards that use a KTC controller contain two types of overhead-only blocks. Chiu Decl (Doc # 284, Exh J) ("Chiu

Decl II") at ¶ 3. First, "Defect Management Table Blocks" are used to store only overhead information relating to "blocks that are originally marked as defective by the manufacturer of the memory array." Id at ¶ 4. Second, "Spare Management Table Blocks" are used to "store information about which block is currently storing overwrite data in the Spare Block." Id at ¶ 5.

The court will collectively refer to these as the overhead-only blocks, because the overhead-only blocks in Ritek cards that contain SSS controllers are not materially different, for present purposes, from the overhead-only blocks in the cards that contain KTC controllers. Without these overhead-only blocks, Ritek's memory cards would not operate. Chiu Decl I (Doc # 284, Exh K) at ¶ 8; Chiu Decl II (Doc # 284, Exh J) at ¶ 6.

III

Infringement analysis is a two-step process, beginning with a determination of the "meaning and scope of the patent claims," and ending with a comparison of the "properly construed claims to the device accused of infringing." Markman v Westview Instruments, Inc, 52 F3d 967, 976 (Fed Cir 1995). Determining the meaning and scope of the claims is a question of law and may be decided in a claim construction order. Id.

When evaluating the meaning and scope of the claims, the court considers the intrinsic evidence, first looking to the patent claims, then to the specification and finally to the prosecution history. Vitronics Corp v Conceptronic, Inc, 90 F3d

1 1576, 1582-83 (Fed Cir 1996). Unless "compelled otherwise," the
2 court is bound to give a claim term the "full range of its
3 ordinary meaning as understood by persons skilled in the
4 relevant art." Texas Digital Systems, Inc v Telegenix, Inc, 308
5 F3d 1193 (Fed Cir 2002); York Prods, Inc v Central Tractor Farm
6 & Family Ctr, 99 F3d 1568, 1572 (Fed Cir 1996). A court may
7 limit the scope of the claim term in any of the following four
8 situations:

9 First, the claim term will not receive its ordinary
10 meaning if the patentee * * * clearly set forth a
11 definition of the disputed claim term in either the
12 specification or prosecution history. Second, a claim
13 term will not carry its ordinary meaning if the
14 intrinsic evidence shows that the patentee
distinguished that term from prior art on the basis of
a particular embodiment, expressly disclaimed subject
matter, or described a particular embodiment as
important to the invention.

15 Third, * * * a claim term also will not have its
16 ordinary meaning if the term chosen by the patentee so
17 deprives the claim of clarity as to require resort to
18 the other intrinsic evidence for a definite meaning.
19 Last, as a matter of statutory authority, a claim term
will cover nothing more than the corresponding
structure or step disclosed in the specification, as
well as equivalents thereto, if the patentee phrased
the claim in step- or means-plus- function format.

20 CSC Fitness, Inc v Brunswick Corp, 288 F3d 1359, 1366-67 (Fed
21 Cir 2002).

22 After considering the claims, the court should look to
23 the specification. It is "always necessary to review the
24 specification to determine whether the inventor has used any
25 terms in a manner inconsistent with their ordinary meaning."
26 Vitronics, 90 F3d at 1582. In fact, review of the specification
27 is "the single best guide to the meaning of a disputed term."
28 Id. A court, however, is not allowed to read limitations into

the claims from the specification. Teleflex, Inc v Ficosa North America Corp, 299 F3d 1313 (Fed Cir 2002).

In most cases, the court will be able to resolve all claim construction issues based on the intrinsic evidence. Only where necessary should the court resort to extrinsic evidence. Vitronics, 90 F3d at 1583. In this case, the intrinsic evidence is sufficient to decide the case. Accordingly, the court does not rely on the extrinsic evidence in construing the patent claims at issue.

In March 1998, SanDisk brought a patent infringement action against Lexar Media, Inc ("Lexar") under the '987 patent. The case was decided by the Honorable Charles R Breyer who

1 issued a claims construction order following a hearing and
2 briefing. See SanDisk Corp v Lexar Media, Inc, 1999 WL 129512
3 (ND Cal) (Lexar (claim construction)). Both SanDisk and Ritek
4 agree that the court should rely on Judge Breyer's claim
5 construction. The parties disagree, however, about the extent
6 to which the Lexar claim construction covers terms at issue in
7 this suit. The court hereby adopts the following relevant
8 definitions from Judge Breyer's claim construction order based
9 on the reasonableness of the constructions.

11 A "non-volatile memory sector" is the basic unit of
12 erase for the non-volatile memory. It is not limited
13 to 512 bytes of user data and 64 bytes of overhead
14 data.

15 * * *

16 "Partitioned" refers to either logically dividing or
17 physically dividing the memory into a plurality of
18 sectors. When the patent refers to the memory array
19 being "partitioned" into sectors it is not necessarily
20 referring to the physical division of the memory into
21 sectors such that each sector must be physically
22 separated from the adjoining sectors.

23 Id at *2-*3.

24 V

25 Ritek moves for summary judgment on one basis only.

26 Ritek Br (Doc # 208) at 2.

27 Ritek is entitled to summary judgment of non-
28 infringement of SanDisk's '987 patent because all of
Ritek's accused products lack a critical requirement of
the claims. SanDisk's asserted claims all require that
each sector of memory cells have both a user data and
overhead portions. But it is undisputed that Ritek's

//

//

1 accused products have blocks that do not have any user
2 data portion.

3 Id. Due to the limited nature of Ritek's summary judgment
4 motion, the court need only construe two disputed claim terms to
5 determine whether summary judgment should be granted.

6
7 A

8 "Array of non-volatile floating gate memory cells" (Claims 1 &
9 10)

10 Construction: An array of non-volatile floating gate memory
11 cells contains a group of memory cells on one or more memory
12 chips. Multiple chips in the same array are connected through
13 objects such as a common interface and/or common logic and
14 resistor circuits. An array may contain components that are not
15 memory cells, such as an interface.
16

17 The parties dispute whether the term "array" includes
18 memory cells from a single chip only or from any number of
19 chips. SanDisk Br (Doc # 136) at 9-11; Ritek Br (Doc # 148) at
20 13. The specification uses the term "array" in two ways.
21 First, the specification describes an array of memory cells
22 contained on a single memory chip (an intra-chip array). '987
23 patent at 1:65-67 (describing an "array of Flash EEPROM cells on
24 a chip") (emphasis added); see id at 5:5-21 (describing the
25 partitioning of memory cells contained on a chip into sectors).
26 Second, the specification also describes an array of memory
27 cells contained on one or more memory chips (an inter-chip
28

1 array). Id at 3:61 (specifying "an array 33 of EEPROM circuit
2 chips) (second emphasis added); id at 13:60-63 ("[T]he Flash
3 EEPROM memory array 33 is organized into sectors * * * such that
4 all memory cells within each sector are erasable together.");
5 Fig 1B (including multiple chips within the memory array 33).

6 The parties each note one of the two uses of the term
7 "array" in the specification and ignore the other. SanDisk Br
8 (Doc # 136) at 9-11; Ritek Br (Doc # 148) at 13. SanDisk
9 asserts that the intra-chip interpretation should be adopted,
10 whereas Ritek asserts that the inter-chip interpretation should
11 be adopted. The court must determine which of the two
12 interpretations of "array" used in the specification is intended
13 in claims 1 and 10. The text of the claim header for each claim
14 describes:

15 an array of non-volatile floating gate memory cells
16 partitioned into a plurality of sectors that
17 individually include a distinct group of said array of
memory cells that are erasable together as a unit.

18 '987 patent at 16:26-29 (Claim 1); id at 17:32-35 (Claim 2).

19 This section of the claims, by itself, provides little guidance
20 because it gives no indication whether the array of memory cells
21 must be contained on only one memory chip or whether the array
22 may extend to more than one chip.

23 Comparing the claim header with the specification
24 suggests that the claim describes an inter-chip array. The
25 claim header is quoted above in the previous paragraph. The
26 specification states:

27 [T]he Flash EEPROM memory array 33 is organized into
28 sectors * * * such that all memory cells within each
sector are erasable together.

1 Id at 13:60-63. The language from the claims and the
2 specification is virtually identical, which suggests that the
3 "memory array 33" is the memory array described in the claims.
4 The "Flash EEPROM memory array 33" is described earlier in the
5 specification as "an array 33 of EEPROM integrated circuit
6 chips." Id at 3:61 (emphasis added). Accordingly, this
7 suggests that the "array" in claims 1 and 10 is an inter-chip
8 array.

9 The minor textual differences between the two passages
10 do not change this interpretation. First, the claims describe
11 an array "partitioned into a plurality of sectors," id at 16:26-
12 29, whereas the specification describes an array "organized into
13 sectors," id at 13:60-63. In this context, the words
14 "partitioned" and "organized" have identical meanings and the
15 insertion of the phrase "into a plurality of" is mere
16 surplusage. Second, the claims describe the sectors as
17 "individually includ[ing] a distinct group of said array of
18 memory cells that are erasable together," id at 16:26-29,
19 whereas the specification describes a sector as an object "such
20 that all memory cells within each sector are erasable together,"
21 id at 13:60-63. The only difference is the inclusion of the
22 phrase "individually includ[ing] a distinct group," which is
23 mere surplusage. Both the claims and the specification describe
24 a sector as the "basic unit of erase." See Lexar (claims
25 construction), 1999 WL 129512 at *2-3.

26 The use of the term "array" in the elements of the
27 claims also suggests that an inter-chip array is described. The
28 first element of both claims 1 and 10 reads "providing said

1 memory array and a memory controller within a card." Id at
2 16:30-32, 17:36-38. The word "said" indicates that the array
3 described in the element is the same as in the header. The
4 important aspect from the text of the element is that the
5 element connects together the array and the controller. This
6 connection is repeated frequently throughout the specification.
7 Figures 1A, 1B, 2, 6 and 7, as well as the text of the
8 specification accompanying those figures, connect together the
9 controller and the array. In each instance, the array described
10 is the memory array 33. See, e g, id at Fig 1A. As noted
11 above, the memory array 33 is an inter-chip array.

12 An intra-chip array is never described in any of the
13 figures. Figures 1B and 2 provide opportunities for such an
14 array to be described, because individual chips are displayed.
15 In neither figure, however, is an individual chip described as
16 an array. To the contrary, the term "array" is used to describe
17 a set of one or more chips. See, e g, id at 4:1, 7-8
18 ("Referring to FIG 1B, * * * [t]he EEPROM array 33 includes a
19 number of integrated circuit chips 43, 45, 47, etc.").

20 Accordingly, the court finds that an inter-chip array
21 is described in claims 1 and 10. It should be noted that the
22 memory system may contain more than one memory array. "For
23 large amounts of memory, that which is conveniently provided by
24 a single array 33 may not be enough. In such a case, additional
25 EEPROM arrays can be connected * * * ." Id at 4:26-30. Figure
26 1B carefully delimits an array using a box. Inside the box are
27 one or more memory chips that are connected to a common
28 interface and common logic and resistor circuits. The court,

1 therefore, finds that the memory chips linked to common objects,
2 such as a common interface and/or common logic and resistor
3 circuits constitute the memory chips contained in a single
4 array. Finally, the court notes that the array is described as
5 an array of memory cells, but figure 1B includes items, such as
6 the interface, which are not memory chips. Accordingly, the
7 court also finds that the array is not limited to memory chips.
8

9 B

10 "[P]artitioning the memory cells within the individual sectors
11 into at least a user data portion and an overhead portion."

12 (Claims 1 and 10)

13
14 Construction: Each non-volatile memory sector contained within
15 an array of non-volatile floating gate memory cells must include
16 at least one user data portion and one overhead portion. Memory
17 sectors are not limited to only one user data portion and one
18 overhead portion.
19

20 SanDisk makes a variety of arguments to prove that
21 claims 1 and 10 require only some of the non-volatile memory
22 sectors to be partitioned into at least user data and overhead
23 portions. Before considering the intrinsic evidence presented
24 in this motion, the court notes that this claim has been
25 previously construed in the Lexar litigation as well as by the
26 court previously in its order denying SanDisk's motion for a
27 preliminary injunction. In Lexar, Judge Breyer found that the
28

1 term "user data and overhead data portions" should be construed
2 in the following manner:

3 Each non-volatile memory sector must have at least one
4 user data portion and one overhead data portion, but is
5 not limited to only one data user [sic] portion and
6 only one overhead data portion.

7 Lexar (claim construction), 1999 WL 129512 at *3. SanDisk
8 argues that this construction should be interpreted to require
9 only those memory sectors that contain user data to also contain
10 overhead data. SanDisk's argument draws some strength from the
11 limited nature of the Lexar court's construction. The Lexar
12 court did not explicitly construe the broader phrase from the
13 patent, "partitioning the memory cells within the individual
14 sectors into at least a user data portion and an overhead data
15 portion." The Lexar court limited its construction to the "user
16 data and overhead data portions" of claims 1 and 10. Id at
17 *2-3.

18 Still, SanDisk's argument ultimately fails because the
19 Lexar construction implicitly suggests that it was construing
20 the broader phrase in that the construction includes the
21 requirement that "[e]ach non-volatile memory sector" must be
22 partitioned into both user data and overhead portions. Id. The
23 court finds that the Lexar court intended to construe the
24 broader term, including each non-volatile memory sector, rather
25 than merely those that already contain user data. This
26 construction comports with the court's independent analysis of
27 the proper construction of the claims of the '987 patent.

28 //

//

SanDisk argues that requiring each sector to contain both user data and overhead portions conflicts with the language of the patent claims in two ways. SanDisk Br (Doc # 136) at 15. The patent claim is written using the term of art "comprising." Id at 16. A claim containing the term "comprising" signals that "additional steps may be performed in carrying out [the] claimed method." Smith & Nephew, Inc v Ethicon, Inc, 276 F3d 1304, 1311 (Fed Cir 2002). SanDisk argues that the use of the word comprising means that the memory system may contain sectors composed of only overhead data. SanDisk's argument fails because the parties do not dispute an additional step. The parties dispute the proper interpretation of the partitioning step, which is required by the claim as written.

Second, SanDisk claims that "there is no language in claim 1 such as 'all,' 'every' or 'without exception' that would support the limitation that Ritek seeks to read into the claim." SanDisk Br (Doc # 136) at 15. The court finds to the contrary based on the use of the word "the" in the claim. The claim term in question describes "partitioning the memory cells within the individual sectors." '987 patent at 17:42-44 (emphasis added). The cells and the sectors described in the disputed claim term refer to the cells and the sectors described in the claim header. See, e g, id at 17:32-35 (referring to "a memory system [that] includes an array of non-volatile floating gate memory cells partitioned into a plurality of sectors that individually include a distinct group of said array of memory cells that are erasable together as a unit."). By using the definite article

1 "the," the claims require that each of the sectors contained in
2 the array of non-volatile floating gate memory cells be
3 partitioned. The claims also require that all of the memory
4 cells within the individual sectors be partitioned in such a way
5 to include at least a user data portion and an overhead portion.
6 If the claim term in dispute were written differently, a
7 different result would obtain. SanDisk's interpretation would
8 be controlling if the claim term were written "partitioning
9 memory cells within individual sectors" or if it were written
10 "partitioning some of the memory cells within some of the
11 individual sectors." Accordingly, the court rejects SanDisk's
12 attempt to construe, based on the patent text, the partitioning
13 requirement to apply to only some of the sectors contained
14 within the memory array.

15 SanDisk also argues that the structure and function of
16 the method claim demonstrates that only some of the sectors must
17 be partitioned. SanDisk states, "This step in claim 1 refers to
18 dividing (logically or physically) the individual non-volatile
19 memory sectors used by the memory system of the computer system
20 in the practice of method claim 1 into at least one user data
21 portion and at least one overhead data portion." SanDisk Br
22 (Doc # 136) at 15 (emphasis added). The court agrees with
23 Ritek, which argues that SanDisk's proposed construction is
24 redundant at best. Ritek Br (Doc # 148) at 21 ("If the step is
25 recited in the claim, then it is already part of the claimed
26 method."). The court rejects SanDisk's attempt to narrow the
27 function of method claims 1 and 10 to merely the storage of user
28 data with overhead. Although some steps of claims 1 and 10 are

1 limited to writing and reading user data to a sector, claims 1
2 and 10 include other steps that describe other functions,
3 including designating sectors and defect management.

4
5 2

6 SanDisk offers a number of examples from the patent
7 specification that allegedly demonstrate embodiments covered by
8 the claims that do not contain both user data and overhead
9 portions. Ritek argues that figure 5 represents the only
10 embodiment of a sector in the patent. Ritek Br (Doc # 148) at
11 17. Ritek's argument fails because the patent itself describes
12 figure 5 as merely a "typical sector," not the only embodiment
13 of the sector. '987 patent at 8:44.

14 First, SanDisk offers empty sectors, i e, sectors in an
15 erased state, as examples of sectors that do not contain both
16 user data and overhead data. SanDisk Br (Doc # 136) at 18-19
17 ("Non-volatile memory sectors in an 'erased' state do not store
18 both user data and overhead data."). The court rejects this
19 reasoning, because the method requires only that the sectors be
20 partitioned into portions; the method does not require that the
21 portions actually store data. Additionally, SanDisk has argued
22 that only those sectors used in the practice of the method
23 should be considered. To the extent that a sector remains
24 unused, it is difficult to argue that the sector is used in the
25 practice of the method.

26 Second, SanDisk claims that defective sectors store
27 only overhead data. SanDisk Br (Doc # 136) at 16-17 ("Because
28 such sectors will not store user data, the sectors * * * will

1 not be partitioned into the user data and overhead regions.").
2 As mentioned above, the method only requires partitioning, not
3 actual storage of data. The mere fact that a sector will not
4 contain user data does not mean that it does not have a user
5 data portion. An unusable user data portion is still a user
6 data portion.

7 Third, SanDisk argues that the sector defect map
8 described in the specification contains only overhead data.
9 SanDisk Br (Doc # 136) at 17-18. A whole sector may be marked
10 as defective if a sufficiently large number of cells within a
11 sector becomes defective. In such a situation, no additional
12 user data are stored in that section and the controller uses a
13 defect pointer to write data to a different sector. The patent
14 specification states:

15 The defect pointer for the linked sectors may be stored
16 in a sector defect map. The sector defect map may be
17 located in the original defective sector if its spare
18 area is sufficiently defect-free. However, when the
19 data area of the [sic] sector has accumulated a large
20 number of defects, it is quite likely that the spare
21 area will also be full of defects.

22 Thus, it is preferable in another embodiment to locate
23 the sector map in another memory maintained by the
24 controller. The memory may be located in the
25 controller hardware or be part of the Flash EEPROM
26 memory.

27 '987 Patent at 11:59-12:1.

28 The fact that the sector defect map contains only
overhead data does not prove that the embodiment contemplates
sectors with only overhead data. Although the sector defect map
is composed entirely of overhead data, the court finds that the
sector defect map is located entirely within the overhead
portion of a single sector. The term "sector defect map" is

1 ambiguous and must be read in context. It could refer to either
2 a map that details which sectors are defective (global sector
3 defect map) or it could refer to whether a single sector or
4 portion of a sector is defective (single sector defect map).
5 The court adopts the latter interpretation. The patent language
6 refers to the sector defect map potentially being located "in
7 the original defective sector." Coordinating the sector defect
8 map with the single, original sector suggests that the sector
9 defect map refers only to whether a single sector or a portion
10 of a single sector is defective. It would not be efficient to
11 locate a global sector defect map in every original defective
12 sector.

13 The context of the discussion of the sector defect map
14 also suggests that it is a single sector defect map. The
15 description of "alternative defects data" is followed
16 immediately by a discussion of the sector defect map. See '987
17 patent at 11:44-12:6. The discussion of the alternative defects
18 data references figure 5, which contains "alternative defects
19 data" and "defect map" in the overhead portion of a single,
20 typical sector. The proximity of the discussion of alternative
21 defects data and the sector data map in the text suggests that
22 "defect map" in figure 5 is the same as the "sector defect map"
23 described in the text and that these are both single sector
24 defect maps.

25 The specification describes the possibility that the
26 sector defect map may be "part of the Flash EEPROM memory"
27 rather than located in the "original defective sector." A
28 sector is defined by logical reference to specific physical

1 locations on the memory chip. Accordingly, the memory cells
2 constituting a sector need not be physically contiguous. The
3 context of the discussion of the sector map quoted above
4 suggests that "part" and "original defective sector" refer to
5 the physical location of the cells within the sector, rather
6 than to the logical delimitation of the sector. This is
7 apparent because the patent suggests that a significant number
8 of cells in the same sector may be defective due to physical
9 damage to the chip. See id at 11:59-12:1 ("[W]hen the data area
10 oft he [sic] sector has accumulated a large number of defects,
11 it is quite likely that the spare area will also be full of
12 defects."). The patent, therefore, suggests that it may be
13 advisable to locate the sector defect map on another physical
14 area of the chip, either as part of the controller or as part of
15 the Flash EEPROM memory.

16 Accordingly, the court rejects SanDisk's argument that
17 the sector defect map constitutes a sector with an overhead-only
18 portion located in another logical part of the array. The
19 sector defect map is located within the overhead portion of a
20 single, defective sector. Thus, SanDisk's argument here merges
21 into its argument related to defective sectors, which the court
22 rejected above.

23 Fourth, SanDisk points to cache dumping as a claimed
24 embodiment that "may or may not be partitioned into both user
25 data and overhead portions." SanDisk Br (Doc # 136) at 18. The
26 patent describes embodiments of the invention that include a
27 write cache. Data is stored on a temporary basis in the write
28 cache. In the event of a main power outage, a temporary power

1 source can be used to transfer the data in the write cache to
2 "the reserved space in the Flash EEPROM memory." '987 patent at
3 13:39. SanDisk concludes from this that the claimed invention
4 may contain "sectors that are used for overhead purposes only."
5 SanDisk Br (Doc # 136) at 18.

6 Because the cache dumping description in the
7 specification is ambiguous, it does not aid the court in
8 determining whether all sectors contained in the array must be
9 partitioned into at least user data and overhead portions.
10 SanDisk argues that cache dumping suggests that SanDisk's
11 products may contain overhead-only sectors. SanDisk Br (Doc #
12 136) at 18. The court notes, however, that a cache is used to
13 store user data, not overhead data. Accordingly, a cache dump
14 is more likely to contain only user data, rather than to contain
15 only overhead data. The specification describes the cache
16 memory as being attached to a "reserved space in the Flash
17 EEPROM memory." '987 patent at 13:39. Later, the specification
18 defines the memory more specifically as the "Flash EEPROM memory
19 33." *Id* at 13:51-52. Thus, the cache is attached to the array
20 described in claims 1 and 10. It is unclear, however, whether
21 dumping into a reserved space is any different than reading or
22 writing to the regular sectors. Nowhere in the specification
23 does it discuss whether or not during dumping the sectors within
24 the "reserved space" are partitioned as claims 1 and 10 require.
25 Mere ambiguity in the specification is insufficient to overcome
26 the balance of the evidence, including the language of the
27 claims.

28 //

The prosecution history also supports the construction described above. The court previously found that the prosecution history estops SanDisk from arguing that only some sectors must be partitioned into user data and overhead portions. The court reasoned:

[I]n responding to the examiner's rejection of claim 85 (which issued as claim 10), SanDisk stated:

The memory cell array is divided into sectors, with the cells within each sector being erasable together as a unit. Stored in each sector is a sectors [sic] worth of user data and some overhead information (a header) about the sector and/or the user data stored in the sector.

Miclean Decl (Doc # 62), Exh C at SDM000176 (emphasis added). Thus, SanDisk specifically limited its claim to include only those devices in which each sector within a memory cell array contains both overhead and user data. SanDisk cannot now argue that only some of the sectors of a memory cell array need to contain user data and overhead data.

Order (Doc # 106) at 9 (alteration in original).

The patent examiner initially rejected the claims that now constitute claims 1 and 10. These claims were rejected in part because prior art described partitioning a memory into sectors and portions within a sector. Prosecution History (Doc # 137, Exh 9) at SDM 003386 ("Burke's memory system includes an array of cells which are inherently partitioned into a plurality of sectors. * * * Yorimoto teaches partitioning the cells with[in] a sector into portions, each portion is for storing a specific type of information."). In prosecuting the patent, SanDisk responded that the prior art did not require rejection of its claims for two reasons. First, SanDisk argued that none

1 of the prior art sources used EEPROM memory to emulate a disk
2 drive. Id at SDM 003412-13. Second, SanDisk emphasized the
3 "sectored and partitioned characteristics" of its invention,
4 especially that the "individual sectors * * * store both user
5 data and overhead data." Id at SDM 003413; id at SDM 003409
6 ("Stored in each sector is a sectors [sic] worth of user data
7 and some overhead information * * * .").

8 SanDisk argues that the '987 patent was not
9 distinguished on the grounds that each sector is partitioned
10 into user data and overhead portions. SanDisk Br (Doc # 136)
11 at 6. SanDisk quotes the following section from the prosecution
12 history:

13 Claim 79 ['987 Patent - Claim 1] defines a flash EEPROM
14 system with an array that is divided into sectors of
15 cells that are erasable together as a unit. * * * It is
16 the use of this type of memory that allows the memory
17 itself to be operated very similarly to that of a disk
18 drive, with individual sectors that store both user
data and overhead data (a header for the sector). It
is the operation of the flash EEPROM memory by the
memory controller with the sectored and partitioned
characteristics of a disk drive memory that is novel
and non-obvious.

19 Prosecution History (Doc # 137, Exh 9) at SDM03412. SanDisk
20 argues that distinguishing its patent on the grounds that it
21 partitions "individual sectors" does not require that all
22 sectors be so partitioned. SanDisk Br (Doc # 136) at 6-7.
23 SanDisk notably ignores the portions of the prosecution history
24 previously quoted by the court above. One quotation
25 specifically states that user data and overhead data is
26 "[s]tored in each sector." Prosecution History (Doc # 137, Exh
27 9) at SDM 003409. This language is not susceptible to "multiple
28

1 reasonable interpretations," but clearly requires each sector to
2 be partitioned. See Omega Engr, 334 F3d at 1324.

3 Further, SanDisk's reference to "individual sectors"
4 must be read in the context of the claims of the patent. Claims
5 1 and 10 refer specifically to "individual sectors" in the
6 partitioning element of the claim. '987 Patent at 16:35-37,
7 17:42-44 ("[P]artitioning the memory cells within the individual
8 sectors into at least a user data portion and an overhead
9 portion.") (emphasis added). As described above, a reading of
10 the text of the term "the individual sectors" leads to the
11 conclusion that the claim demands that each sector be
12 partitioned into user data and overhead portions.

13 SanDisk also argues that the prosecution history does
14 not evince a clear and unmistakable surrender, because SanDisk
15 used the word "each" only once in the prosecution history and
16 this usage occurred during the summary of the argument, rather
17 than as part of the actual argument. See SanDisk Br (Doc # 271)
18 at 13-14 (citing Schwing GmbH v Putzmeister Aktiengesellschaft,
19 305 F3d 1318 (Fed Cir 2002)). SanDisk argues that Schwing
20 requires the court to disregard SanDisk's clear language
21 describing partitioning. See SanDisk Br (Doc # 271) at 13-14.
22 The court disagrees. The Schwing court found that an
23 "equivocal" description of the claims in a "general recitation
24 of the claimed elements" was insufficient to constitute
25 prosecution history estoppel. Schwing GmbH, 305 F3d at 1327.
26 As noted above, the statements made by SanDisk in its arguments
27 to the patent examiner were not ambiguous or equivocal.
28 Additionally, the court finds that SanDisk's statement that

1 "each sector" must be partitioned into overhead data and user
2 portions was a fundamental part of its argument. The mere fact
3 that SanDisk only used the term "each" once does not control.
4 SanDisk's later emphasis on partitioning into sectors and within
5 sectors, as well as its use of the claim term "individual
6 sectors" is sufficient to demonstrate that one basis upon which
7 SanDisk was asserting patentability was partitioning each sector
8 into at least user data and overhead portions.

9 Accordingly, the court finds that SanDisk clearly and
10 unmistakably disclaimed coverage of systems in which only some
11 of the sectors in the array were partitioned into at least user
12 data and overhead portions. This finding is supported by the
13 claim terms themselves. The court must indulge a "heavy
14 presumption" if it finds that a claim term does not carry its
15 "full ordinary and customary meaning" because the patent holder
16 made disclaiming arguments during the patent prosecution. Omega
17 Engr, 334 F3d at 1323. In this case, however, the court's
18 prosecution history analysis suggests the same result as its
19 textual analysis of the claims. Accordingly, the court's
20 prosecution history finding is consistent with the heavy
21 presumption.

22
23 4

24 Finally, the analysis above is consistent with the
25 court's previous ruling on the matter. Order (Doc # 106). On
26 May 17, 2002, the court construed the phrase to cover "only
27 devices in which each sector within a memory cell array contains
28 both user data and overhead data." Id at 9. The court adopts a

1 substantially identical construction today. The only difference
2 is that the court tracks the language of the claim more closely
3 by using "within an array of non-volatile floating gate memory
4 cells" instead of merely using "within a memory cell array."

6 VI

7 A

8 Patent infringement is a two-step analysis. First, the
9 claims are construed by the court as a question of law. Bayer
10 AG v Elan Pharmaceutical Research Corp, 212 F3d 1241, 1247 (Fed
11 Cir 2000). The court's construction of the claims is laid out
12 above. Second, the fact-finder compares the construed claims to
13 the accused device. *Id.* A plaintiff must demonstrate that the
14 accused device infringes one or more claims of the patent either
15 literally or under the doctrine of equivalents. *Id.* Literal
16 infringement occurs if the accused device practices all elements
17 of the patent claim. *Id.* at 1247-48.

18 Infringement under the doctrine of equivalents occurs
19 if the accused device practices each step or an equivalent.
20 Netword, LLC v Centraal Corp, 242 F3d 1347, 1354 (Fed Cir 2001).
21 Due attention must be given to the role of each of the claimed
22 steps in infringement analysis under the doctrine of
23 equivalents. Warner-Jenkinson Co v Hilton Davis Chem Co, 520 US
24 17, 39-40 (1997). Determining whether a device infringes under
25 the doctrine of equivalents is a question of fact. Bayer AG,
26 212 F3d at 1251. Before the court reaches this question of
27 fact, however, it must "first determine whether the scope of the
28 doctrine of equivalents, as applied to the claim limitations * *

1 * has been narrowed by the legal doctrine of prosecution history
2 estoppel or proscribed by the 'all elements' rule." Lockheed
3 Martin Corp v Space Systems/Loral, Inc, 324 F3d 1308, 1320 (Fed
4 Cir 2003). Prosecution history estoppel and the all-elements
5 rule are questions of law. See id.

6 "Prosecution history estoppel requires that the claims
7 of a patent be interpreted in light of the proceedings in the
8 PTO during the application process." Festo Corp v Shoketsu
9 Kinzoku Kogyo Kabushiki Co, 535 US 722, 733 (2002). To the
10 extent that the patentee surrenders patent "territory" during
11 prosecution, the patentee is estopped from asserting that the
12 surrendered territory is covered by the patent. See id at 733-
13 34. A patent holder may be estopped by the prosecution history
14 as a result of claim amendments or arguments made to the patent
15 examiner. In this case, Ritek alleges only argument-based
16 prosecution history estoppel. Ritek Reply (Doc # 286) at 13:14-
17 15. "To invoke argument-based estoppel, the prosecution history
18 must evince a clear and unmistakable surrender of subject
19 matter." Eagle Comtronics, Inc v Arrow Communications Labs,
20 Inc, 305 F3d 1303, 1316 (Fed Cir 2002) (internal quotation
21 omitted). Thus, the standard for argument-based estoppel is the
22 same as the standard for prosecution disclaimer, discussed
23 above. See Omega Engr, Inc v Raytek Corp, 334 F3d 1314, 1326 n1
24 (Fed Cir 2003). The parties dispute the applicability to this
25 case of the Supreme Court's recent decision, Festo Corp v
26 Shoketsu Kinzoku Kogyo Kabushiki Co, 535 US 722, 733 (2002).
27 The court finds that it is unnecessary to determine whether the
28

1 Catrett, 477 US 317, 323 (1986). Because Ritek, as the moving
2 party, will not have the burden of proof at trial, Ritek can
3 prevail by identifying an absence of evidence to support
4 SanDisk's case. Id. If Ritek meets this initial burden,
5 SanDisk must then set forth "specific facts showing that there
6 is a genuine issue for trial." Anderson v Liberty Lobby, Inc,
7 477 US 242, 250 (1986).

8 At the summary judgment stage, the court does not make
9 credibility determinations or weigh conflicting evidence, but
10 draws all inferences in the light most favorable to the non-
11 moving party. T W Elec Service, Inc v Pac Elec Contractors
12 Ass'n, 809 F2d 626, 630-31 (9th Cir 1987). The evidence
13 presented must be admissible. FRCP 56(e). Conclusory or
14 speculative language is insufficient to create a genuine issue
15 of fact to defeat summary judgment. See Mitchel v General Elec
16 Co, 689 F2d 877, 878 (9th Cir 1982).

17 In considering literal infringement at the summary
18 judgment stage, "it must be shown that, on the correct claim
19 construction, no reasonable jury could have found infringement
20 on the undisputed facts or when all reasonable factual
21 inferences are drawn in favor of the patentee." Netword, 242
22 F3d at 1353. The court takes special care in examining summary
23 judgment under the doctrine of equivalents, because
24 "[i]nfringement under the doctrine of equivalents requires an
25 intensely factual inquiry." Toro Co v White Consol Ind, Inc,
26 266 F3d 1367, 1369-70 (Fed Cir 2001) (internal quotation
27 omitted). In the end, however, the summary judgment standard
28 remains the same for literal infringement or infringement under

1 the doctrine of equivalents. See Sage Prods v Devon Indus, Inc,
2 126 F3d 1420, 1423 (Fed Cir 1997) ("Although equivalence is a
3 factual matter normally reserved for a factfinder, the trial
4 court should grant summary judgment in any case where no
5 reasonable factfinder could find equivalence.").

7 C

8 Ritek argues that it does not literally infringe
9 because its products "have blocks that contain only overhead
10 data portions." Ritek Mot (Doc # 208) at 7. Ritek further
11 argues that these overhead-only blocks are "essential to any
12 method of operating Ritek's accused products." Id at 8. The
13 court notes that Ritek misstates the analysis that the court
14 needs to undertake. The question is not whether Ritek's
15 products require these overhead-only blocks, but whether Ritek's
16 products practice each element of the '987 patent. An accused
17 device may infringe even if it requires steps in addition to
18 elements claimed by the patent. Smith & Nephew, Inc, 276 F3d at
19 1311. If Ritek's overhead-only blocks were used in an
20 additional step, then the mere fact that they are necessary for
21 operation of Ritek's products would not influence the court's
22 analysis.

23 As noted above, claims 1 and 10 of the '987 patent
24 contain the following limitations:

25 An array of non-volatile floating gate memory cells
26 contains a group of memory cells on one or more memory
27 chips. Multiple chips in the same array are connected
28 to a common interface and/or common logic and resistor

//

//

1 circuits. An array may contain components that are not
2 memory cells, such as an interface.

3 * * *

4 Each non-volatile memory sector contained within an
5 array of non-volatile floating gate memory cells must
6 include at least one user data portion and one overhead
7 portion. Memory sectors are not limited to only one
8 user data portion and one overhead portion.

9 Supra.

10 SanDisk's arguments against summary judgment of literal
11 non-infringement fail based on the above claim construction.
12 SanDisk argues that the partitioning element of claims 1 and 10
13 only requires that all sectors that contain user data must be
14 partitioned into user data and overhead portions. SanDisk Br
15 (Doc # 271) at 7-9. SanDisk cites defective sectors as specific
16 evidence of this interpretation. The court rejects SanDisk's
17 contention because the court's claim construction requires all
18 sectors within the memory array to be partitioned. SanDisk also
19 argues that Ritek's products literally infringe because they
20 contain some memory chips in which all the sectors are
21 partitioned into user data and overhead portions. Id at 10.
22 This argument fails because the court finds that the array
23 described by claims 1 and 10 is an inter-chip array.

24 Ritek's products do not practice each element of claims
25 1 and 10 of the '987 patent, because they do not "partition[]
26 the memory cells within the individual sectors into at least a
27 user data portion and an overhead portion." '987 patent at
28 16:35-37; 17:42-44. Ritek's memory cards are limited to a
single array of memory cells. Chiu Decl I (Doc # 284, Exh K) at
2. Within this array, not all of the blocks are partitioned

1 into user data and overhead portions. Id at 4-8; Chiu Decl II
2 (Doc # 284, Exh J) at 3-6. Accordingly, the court finds that
3 Ritek's products do not literally infringe the '987 patent.

4
5 D

6 SanDisk argues, in the alternative, that Ritek's
7 products infringe under the doctrine of equivalents. As noted
8 above, the court must first consider, as a question of law,
9 whether the prosecution history estops SanDisk from this claim
10 or whether SanDisk's claim would violate the all elements rule.

11 Prosecution history estoppel concerning partitioning in
12 this case is based exclusively on arguments made by SanDisk to
13 the patent examiner, rather than on amendments. The "clear and
14 unmistakable" standard for argument-based estoppel is the same
15 as the standard for prosecution disclaimer, discussed above.
16 See Omega Engr, Inc v Raytek Corp, 334 F3d 1314, 1326 n1 (Fed
17 Cir 2003). The court finds, in accordance with its claim
18 construction above, that the prosecution history estops SanDisk
19 from asserting that only some of the sectors contained within
20 the array need to be partitioned into at least user data and
21 overhead portions. SanDisk clearly and unmistakably argued to
22 the patent examiner that each sector must be partitioned under
23 claims 1 and 10.

24 The court also finds, alternatively, that an extension
25 of the claims to allow some sectors within the array to be
26 partitioned into only an overhead portion would entirely vitiate
27 the claim limitation. In Sage Products, the Federal Circuit
28 considered two patent holders who held patents covering disposal

1 devices for biomedical waste. Sage Prods, 126 F3d 1420. Each
2 patent holder was suing the other for infringement. The court
3 found that neither infringed the other's patent. In doing so,
4 the court rejected the claims of each patent holder under the
5 "entirely vitiate" standard of the all elements rule. The
6 plaintiff claimed that "having two constrictions below the top
7 of the container is the same, for purposes of infringement, as
8 having one constriction above and one constriction below." Id
9 at 1424. The court rejected this argument, finding that it
10 would "remove entirely" the top of the container limitation of
11 the claim. Similarly, the defendant claimed that a "permanently
12 locking lid is equivalent * * * to an openable lid." Id at
13 1429. The court also rejected this argument, finding that
14 allowing the argument would require the court to "remove an
15 express functional requirement of the claim." Id.

16 In Moore, the Federal Circuit also applied the all
17 elements rule. Moore USA, Inc v Standard Register Co, 229 F3d
18 1091 (Fed Cir 2000). In Moore, the accused device contained
19 longitudinal strips of adhesive that extended approximately 48%
20 along the length of the longitudinal margins in the device. The
21 patent at issue in Moore contained a limitation that required
22 longitudinal strips of adhesive to extend at least a majority of
23 the length of the longitudinal margins of the device. Id at
24 1106. The Moore court rejected the patent holder's argument
25 that finding the 2% difference between the accused device and
26 the patent claim equivalent "would not vitiate the 'majority of
27 the lengths' limitation." Id. Instead, the Moore court found
28 that "it would defy logic to conclude that a majority-the very

1 antithesis of a majority-could be insubstantially different from
2 a claim limitation requiring a majority." Id.

3 Here, SanDisk argues that finding Ritek's products to
4 infringe under the doctrine of equivalents would not entirely
5 vitiate the partitioning element, because Ritek's products
6 contain only a small number of overhead-only blocks. SanDisk Br
7 (Doc # 271) at 18:21-24 (arguing that the Ritek product is
8 equivalent to the claim because the "vast majority of the
9 sectors on Ritek's CompactFlash cards satisfy this
10 'partitioning'"); id at 19:26-20:13 (noting that less than 1% of
11 the total number of the blocks in Ritek's products are overhead-
12 only blocks). The court must reject this argument. As in
13 Moore, the mere fact that a small percentage separates the claim
14 from the accused device does not control. The court finds that
15 the partitioning element requires each sector to be partitioned
16 into at least user data and overhead portions. Changing this
17 construction from "each" to "some" would entirely vitiate the
18 limitation.

19
20 VII

21 Accordingly, the court DENIES defendants'
22 administrative request to strike SanDisk's February 22, 2002,
23 claims construction statement (Doc # 245). The court GRANTS
24 Ritek's motion for summary judgment of non-infringement (Doc #
25 208). The court DENIES the Memorex and Pretec joinder in
26 Ritek's motion for summary judgment (Doc # 236). The clerk is
27 directed to terminate all motions pending that relate to the
28 SanDisk-Ritek action. See Docs ## 191, 195, 208, 216, 236, 245,

1 254, 260, 265, 274, 275, 278, 285 & 316. The court DIRECTS
2 SanDisk and defendants Memorex and Pretec to attend a CMC at
3 9:00 am on November 6, 2003, or if this date is not convenient,
4 the court DIRECTS the remaining parties to confer to determine
5 an alternative date and contact the deputy clerk to set up a
6 conference at a date convenient to their schedules.

7
8 IT IS SO ORDERED.

9
10
11 VAUGHN R WALKER
12 United States District Judge
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28